View MC14051_488013.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC14051B, MC14052B, MC14053B Analog Multiplexers/Demultiplexers
The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally-controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.
Features http://onsemi.com MARKING DIAGRAMS
PDIP-16 P SUFFIX CASE 648 16 MC140xxBCP AWLYYWW 1
* * * * * * * * * *
Triple Diode Protection on Control Inputs Switch Function is Break Before Make Supply Voltage Range = 3.0 Vdc to 18 Vdc Analog Voltage Range (VDD - VEE) = 3.0 to 18 V Note: VEE must be v VSS Linearized Transfer Characteristics Low-noise - 12 nV/Cycle, f 1.0 kHz Typical Pin-for-Pin Replacement for CD4051, CD4052, and CD4053 For 4PDT Switch, See MC14551B For Lower RON, Use the HC4051, HC4052, or HC4053 High-Speed CMOS Devices Pb-Free Packages are Available*
16 SOIC-16 D SUFFIX CASE 751B 1 140xxB AWLYWW
16 TSSOP-16 DT SUFFIX CASE 948F 1 14 0xxB ALYW
MAXIMUM RATINGS (Voltages Referenced to VSS)
Symbol VDD Vin, Vout Iin ISW PD TA Tstg TL Parameter DC Supply Voltage Range (Referenced to VEE, VSS VEE) Input or Output Voltage Range (DC or Transient) (Referenced to VSS for Control Inputs and VEE for Switch I/O) Input Current (DC or Transient) per Control Pin Switch Through Current Power Dissipation per Package (Note 1) Ambient Temperature Range Storage Temperature Range Lead Temperature (8-Second Soldering) Value -0.5 to +18.0 -0.5 to VDD + 0.5 +10 25 500 -55 to +125 -65 to +150 260 Unit V V xx A WL, L YY, Y WW, W SOEIAJ-16 F SUFFIX CASE 966
16 MC140xxB AWLYWW 1
mA mA mW C C C
= Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/_C From 65_C To 125_C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS v (Vin or Vout) v VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS, VEE or VDD). Unused outputs must be left open.
(c) Semiconductor Components Industries, LLC, 2005
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
1
February, 2005 - Rev. 6
Publication Order Number: MC14051B/D
MC14051B, MC14052B, MC14053B
MC14051B 8-Channel Analog Multiplexer/Demultiplexer
6 11 10 9 13 14 15 12 1 5 2 4 INHIBIT A B C X0 X1 X 3 X2 COMMON X3 OUT/IN X4 X5 X6 X7 VDD = PIN 16 VSS = PIN 8 VEE = PIN 7
MC14052B Dual 4-Channel Analog Multiplexer/Demultiplexer
6 10 9 12 14 15 11 1 5 2 4 INHIBIT A X B X0 X1 X2 X3 Y0 Y Y1 Y2 Y3
MC14053B Triple 2-Channel Analog Multiplexer/Demultiplexer
6 11 10 9 12 13 2 1 5 3 INHIBIT X A B C X0 Y X1 Y0 Y1 Z Z0 Z1 14 COMMONS OUT/IN
CONTROLS
CONTROLS
13 COMMONS OUT/IN 3
CONTROLS
15
SWITCHES IN/OUT
SWITCHES IN/OUT
SWITCHES IN/OUT
4
VDD = PIN 16 VSS = PIN 8 VEE = PIN 7
VDD = PIN 16 VSS = PIN 8 VEE = PIN 7
Note: Control Inputs referenced to VSS, Analog Inputs and Outputs reference to VEE. VEE must be VSS.
PIN ASSIGMENT MC14051B
X4 X6 X X7 X5 INH VEE VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD X2 X1 X0 X3 A B C Y0 Y2 Y Y3 Y1 INH VEE VSS
MC14052B
1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD X2 X1 X X0 X3 A B Y1 Y0 Z1 Z Z0 INH VEE VSS
MC14053B
1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD Y X X1 X0 A B C
http://onsemi.com
2
II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I I II I III III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I I III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I I II II II III III II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II III II I I I I I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II I III I II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I II I III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II II I II III III II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II I I I I I II I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I II I III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II II I I I I II I I I I I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III III III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I III III II I II I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I II I I I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II III IIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIII II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I I II I I I I II III III II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I II III III IIIIIII IIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIII I I I III I II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I III III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I III III I II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I II I III II I I I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I I II III III II II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I II I I I I II III II I I III III II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I II I II III II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I II III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
SWITCHES IN/OUT AND COMMONS OUT/IN -- X, Y, Z (Voltages Referenced to VEE) SUPPLY REQUIREMENTS (Voltages Referenced to VEE) CONTROL INPUTS -- INHIBIT, A, B, C (Voltages Referenced to VSS)
2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance. 3. For voltage drops across the switch (DVswitch) > 600 mV ( > 300 mV at high temperature), excessive VDD current may be drawn, i.e. the current out of the switch may contain both VDD and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)
ELECTRICAL CHARACTERISTICS
Capacitance, Feedthrough (Channel Off)
Capacitance, Common O/I
Capacitance, Switch I/O
Off-Channel Leakage Current (Figure 10)
DON Resistance Between Any Two Channels in the Same Package
ON Resistance
Output Offset Voltage
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)
Recommended Peak-to-Peak Voltage Into or Out of the Switch
Input Capacitance
Input Leakage Current
High-Level Input Voltage
Low-Level Input Voltage
Total Supply Current (Dynamic Plus Quiescent, Per Package
Quiescent Current Per Package
Power Supply Voltage Range
Characteristic
DVswitch
Symbol
ID(AV)
DRon
VOO
VDD
CI/O
CO/I
CI/O
VI/O
Ron
VIH
IDD
Cin
VIL
Ioff
Iin
VDD
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
15
15
- -
-
-
-
-
-
-
-
MC14051B, MC14052B, MC14053B
VDD - 3.0 VSS VEE
Control Inputs: Vin = VSS or VDD, Switch I/O: VEE v VI/O v VDD, and DVswitch v 500 mV (Note 3)
Ron = per spec, Ioff = per spec
Ron = per spec, Ioff = per spec
Pins Not Adjacent Pins Adjacent
Inhibit = VDD (MC14051B) (MC14052B) (MC14053B)
Inhibit = VDD
Vin = VIL or VIH (Control) Channel to Channel or Any One Channel
DVswitch v 500 mV (Note 3) Vin = VIL or VIH (Control), and Vin = 0 to VDD (Switch)
Vin = 0 V, No Load
Channel On
Channel On or Off
Vin = 0 or VDD
TA = 25_C only (The channel component, (Vin - Vout)/Ron, is not included.)
Test Conditions
http://onsemi.com
Min 3.5 7.0 11 3.0 - - - - - - - - - - - - - - 0 0 - - - - - - - - - 55_C Typical 100 0.1 Max VDD 800 400 220 600 1.5 3.0 4.0 5.0 10 20 70 50 45 18 - - - - - - - - - - - Min 3.5 7.0 11 3.0 - - - - - - - - - - - - - - 0 0 - - - - - - - - (0.07 mA/kHz) f + IDD (0.20 mA/kHz) f + IDD (0.36 mA/kHz) f + IDD 0.00001 Typ (Note 2) 0.05 0.005 0.010 0.015 25_C 0.15 0.47 2.75 5.50 8.25 2.25 4.50 6.75 250 120 80 5.0 60 32 17 10 25 10 10 10 - - - 100 1050 500 280 0.1 Max VDD 600 7.5 1.5 3.0 4.0 5.0 10 20 70 50 45 18 - - - - - - - - - - MinIII Max Unit 3.5 7.0 11 3.0 - - - - - - - - - - - - - - 0 0 - - - - - - - - 125_C 1000 1200 520 300 VDD 135 95 65 300 150 300 600 1.0 1.5 3.0 4.0 18 - - - - - - - - - - - VPP mV nA mV mA mA mA pF pF pF pF W W V V V
3
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II I II I IIIIIIIIIIIIIII I II I II I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I III I I II I I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I III I I II I II I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II I II I II II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I III I II I II I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I III I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I II II I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I II I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II IIIIIIIIIIIIIII I II I II I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I III I I II I I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I II I I II II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I II II I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I II I I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II II I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
4. The formulas given are for the typical characteristics only at 25_C. 5. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.
ELECTRICAL CHARACTERISTICS (Note 4) (CL = 50 pF, TA = 25_C) (VEE v VSS unless otherwise indicated)
Crosstalk, Control Input to Common O/I (Figure 9) (R1 = 1 kW, RL = 10 kW Control tTLH = tTHL = 20 ns, Inhibit = VSS)
Channel Separation (Figure 8) (RL = 1 kW, Vin = 1/2 (VDD-VEE) p-p, fin = 3.0 MHz
Off Channel Feedthrough Attenuation (Figure 7) RL = 1KW, Vin = 1/2 (VDD - VEE) p-p fin = 4.5 MHz -- MC14051B fin = 30 MHz -- MC14052B fin = 55 MHz -- MC14053B
Bandwidth (Figure 7) (RL = 1 kW, Vin = 1/2 (VDD-VEE) p-p, CL = 50pF 20 Log (Vout/Vin) = - 3 dB)
Second Harmonic Distortion (RL = 10KW, f = 1 kHz) Vin = 5 VPP
Propagation Delay Times (Figure 6) Switch Input to Switch Output (RL = 10 kW) MC14051 tPLH, tPHL = (0.17 ns/pF) CL + 26.5 ns tPLH, tPHL = (0.08 ns/pF) CL + 11 ns tPLH, tPHL = (0.06 ns/pF) CL + 9.0 ns
Control Input to Output (RL = 10 kW, VEE = VSS) MC14051B
Inhibit to Output (RL = 10 kW, VEE = VSS) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level MC14051B
MC14053B
MC14052B
MC14053B
MC14052B
MC14053 tPLH, tPHL = (0.17 ns/pF) CL + 16.5 ns tPLH, tPHL = (0.08 ns/pF) CL + 4.0 ns tPLH, tPHL = (0.06 ns/pF) CL + 3.0 ns
MC14052 tPLH, tPHL = (0.17 ns/pF) CL + 21.5 ns tPLH, tPHL = (0.08 ns/pF) CL + 8.0 ns tPLH, tPHL = (0.06 ns/pF) CL + 7.0 ns
Characteristic
MC14051B, MC14052B, MC14053B
http://onsemi.com
tPHZ, tPLZ, tPZH, tPZL tPLH, tPHL tPLH, tPHL Symbol BW - - - - VDD - VEE Vdc 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 10 10 10 10 10 Typ (Note 5) All Types - 50 - 50 0.07 300 120 80 325 130 90 360 160 120 275 140 110 300 155 125 350 170 140 25 8.0 6.0 75 17 30 12 10 35 15 12 Max 600 240 160 650 260 180 720 320 240 550 280 220 600 310 250 700 340 280 65 20 15 75 30 25 90 40 30 - - - - - MHz Unit mV dB dB ns ns ns ns ns ns ns ns ns %
4
MC14051B, MC14052B, MC14053B
VDD IN/OUT
VDD
VDD OUT/IN
VEE
VDD LEVEL CONVERTED CONTROL VEE
IN/OUT CONTROL
OUT/IN
Figure 1. Switch Circuit Schematic
TRUTH TABLE
Control Inputs Select Inhibit 0 0 0 0 0 0 0 0 C* 0 0 0 0 1 1 1 1 B 0 0 1 1 0 0 1 1 A 0 1 0 1 0 1 0 1 MC14051B X0 X1 X2 X3 X4 X5 X6 X7 None ON Switches MC14052B Y0 Y1 Y2 Y3 X0 X1 X2 X3 MC14053B Z0 Z0 Z0 Z0 Z1 Z1 Z1 Z1 Y0 Y0 Y1 Y1 Y0 Y0 Y1 Y1 None X0 X1 X0 X1 X0 X1 X0 X1 INH A B C 6 11 10 9 8
16 LEVEL CONVERTER VSS 7
VDD BINARY TO 1-OF-8 DECODER WITH INHIBIT VEE
X0 13 X1 14 X2 15 X3 12 X4 1 X5 5 X6 2 X7 4
3X
1 x xx None *Not applicable for MC14052 x = Don't Care
Figure 2. MC14051B Functional Diagram
16 INH 6 A 10 B9 X0 12 X1 14 X2 15 X3 11 Y0 1 Y1 5 Y2 2 Y3 4 8 LEVEL CONVERTER VSS 7 VEE
13 X
VDD 16 BINARY TO 1-OF-4 DECODER WITH INHIBIT INH A B C 6 11 10 9 8 X0 12 X1 13 Y0 2
3Y
VDD BINARY TO 1-OF-2 DECODER WITH INHIBIT VEE
14 X 15 Y 4Z
LEVEL CONVERTER VSS 7
Y1 1 Z0 5 Z1 3
Figure 3. MC14052B Functional Diagram
Figure 4. MC14053B Functional Diagram
http://onsemi.com
5
MC14051B, MC14052B, MC14053B
TEST CIRCUITS
ON SWITCH CONTROL SECTION OF IC V SOURCE VDD VEE VEE VDD PULSE GENERATOR LOAD A B C INH RL CL
Vout
Figure 5. DV Across Switch
Figure 6. Propagation Delay Times, Control and Inhibit to Output
A, B, and C inputs used to turn ON or OFF the switch under test.
A B C VSS INH Vin VDD - VEE 2 VDD - VEE 2 RL A B C INH RL ON OFF RL
Vout CL = 50 pF
Vout CL = 50 pF
Vin
Figure 7. Bandwidth and Off-Channel Feedthrough Attenuation
Figure 8. Channel Separation (Adjacent Channels Used For Setup)
OFF CHANNEL UNDER TEST VDD A B C INH R1 COMMON RL CONTROL SECTION OF IC VEE OTHER CHANNEL(S) VEE VDD VEE VDD
Vout CL = 50 pF
Figure 9. Crosstalk, Control Input to Common O/I
NOTE: See also Figures 7 and 8 in the MC14016B data sheet.
Figure 10. Off Channel Leakage
http://onsemi.com
6
MC14051B, MC14052B, MC14053B
VDD KEITHLEY 160 DIGITAL MULTIMETER 1 kW RANGE
10 k VDD VEE = VSS X-Y PLOTTER
Figure 11. Channel Resistance (RON) Test Circuit
TYPICAL RESISTANCE CHARACTERISTICS
350 R ON , ON" RESISTANCE (OHMS) R ON , ON" RESISTANCE (OHMS) 300 250 200 150 100 50 0 -10 -8.0 -6.0 -4.0 -2.0 0 0.2 4.0 6.0 TA = 125C 25C -55 C 350 300 250 200 150 100 50 0 -10 -8.0 -6.0 -4.0 -2.0 0 0.2 4.0 TA = 125C 25C -55 C
8.0
10
6.0
8.0
10
Vin, INPUT VOLTAGE (VOLTS)
Vin, INPUT VOLTAGE (VOLTS)
Figure 12. VDD = 7.5 V, VEE = - 7.5 V
700 RON , ON" RESISTANCE (OHMS) R ON , ON" RESISTANCE (OHMS) 600 500 400 300 200 100 0 -10 -8.0 -6.0 -4.0 -2.0 0 0.2 350 300 250 200 150 100 50 0 -10
Figure 13. VDD = 5.0 V, VEE = - 5.0 V
TA = 25C
VDD = 2.5 V
TA = 125C 25C -55 C 4.0 6.0 8.0 10
5.0 V 7.5 V
-8.0 -6.0 -4.0 -2.0
0
0.2
4.0
6.0
8.0
10
Vin, INPUT VOLTAGE (VOLTS)
Vin, INPUT VOLTAGE (VOLTS)
Figure 14. VDD = 2.5 V, VEE = - 2.5 V
Figure 15. Comparison at 25C, VDD = - VEE
http://onsemi.com
7
MC14051B, MC14052B, MC14053B
APPLICATIONS INFORMATION Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9 V p-p analog signal. The digital control logic levels are determined by VDD and VSS. The VDD voltage is the logic high voltage; the VSS voltage is logic low. For the example, VDD = + 5 V = logic high at the control inputs; V SS = GND = 0 V = logic low. The maximum analog signal level is determined by V DD and VEE. The VDD voltage determines the maximum recommended peak above VSS. The VEE voltage determines the maximum swing below VSS. For the example, VDD - VSS = 5 V maximum swing above V SS ; VSS - VEE = 5 V maximum swing below VSS. The example shows a 4.5 V signal which allows a 1/2 volt margin at each
+5 V VDD VSS VEE + 4.5 V +5 V 9 Vp-p ANALOG SIGNAL SWITCH I/O
peak. If voltage transients above VDD and/or below VEE are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping. The absolute maximum potential difference between VDD and VEE is 18.0 V. Most parameters are specified up to 15 V which is the recommended maximum difference between VDD and VEE. Balanced supplies are not required. However, VSS must be greater than or equal to VEE. For example, VDD = + 10 V, VSS = + 5 V, and VEE - 3 V is acceptable. See the Table below.
-5 V
COMMON O/I MC14051B MC14052B MC14053B
9 Vp-p ANALOG SIGNAL
GND
EXTERNAL CMOS DIGITAL CIRCUITRY
-4.5 V
0-TO-5 V DIGITAL CONTROL SIGNALS
INHIBIT, A, B, C
Figure A. Application Example
VDD DX ANALOG I/O DX VEE VEE COMMON O/I DX VDD DX
Figure B. External Germanium or Schottky Clipping Diodes
I I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII II I IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIII II I IIIIIIIII I I II I I IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIII II II II IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIII
POSSIBLE SUPPLY CONNECTIONS
VDD In Volts +8 +5 +5 +5 VSS In Volts 0 0 0 0 VEE In Volts -8 Control Inputs Logic High/Logic Low In Volts + 8/0 + 5/0 + 5/0 + 5/0 Maximum Analog Signal Range In Volts + 8 to - 8 = 16 Vp-p - 12 0 + 5 to - 12 = 17 Vp-p + 5 to 0 = 5 Vp-p -5 -5 + 5 to - 5 = 10 Vp-p + 10 +5 + 10/ + 5 + 10 to - 5 = 15 Vp-p
http://onsemi.com
8
MC14051B, MC14052B, MC14053B
ORDERING INFORMATION
Device MC14051BCP MC14051BCPG MC14051BD MC14051BDG MC14051BDR2 MC14051BDR2G MC14051BDTR2 MC14051BF MC14051BFEL MC14051BFELG Package PDIP-16 PDIP-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) TSSOP-16* SOEIAJ-16 SOEIAJ-16 SOEIAJ-16 (Pb-Free) Shipping 500 Units / Rail 500 Units / Rail 48 Units / Rail 48 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel 2500 / Tape & Reel 50 Units / Rail 2000 / Tape & Reel 2000 / Tape & Reel
MC14052BCP MC1405BCPG MC14052BD MC14052BDG MC14052BDR2 MC14052BDR2G MC14052BDTR2 MC14052BF MC14052BFEL MC14052BFELG
PDIP-16 PDIP-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) TSSOP-16* SOEIAJ-16 SOEIAJ-16 SOEIAJ-16 (Pb-Free)
500 Units / Rail 500 Units / Rail 48 Units / Rail 48 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel 2500 / Tape & Reel 50 Units / Rail 2000 / Tape & Reel 2000 / Tape & Reel
MC14053BCP MC14053BCPG MC14053BD MC14053BDG MC14053BDR2 MC14053BDR2G MC14053BDTR2 MC14053BF MC14053BFG MC14053BFEL MC14053BFELG
PDIP-16 PDIP-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) SOIC-16 SOIC-16 (Pb-Free) TSSOP-16* SOEIAJ-16 SOEIAJ-16 (Pb-Free) SOEIAJ-16 SOEIAJ-16 (Pb-Free)
500 Units / Rail 500 Units / Rail 48 Units / Rail 48 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel 2500 / Tape & Reel 50 Units / Rail 50 Units / Rail 2000 / Tape & Reel 2000 / Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb-Free.
http://onsemi.com
9
MC14051B, MC14052B, MC14053B
PACKAGE DIMENSIONS
PDIP-16 P SUFFIX PLASTIC DIP PACKAGE CASE 648-08 ISSUE T
-A-
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.
B
1 8
F S
C
L
-T- H G D
16 PL
SEATING PLANE
K
J TA
M
M
0.25 (0.010)
M
DIM A B C D F G H J K L M S
INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040
MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01
SOIC-16 D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J
-A-
16 9
-B-
1 8
P
8 PL
0.25 (0.010)
M
B
S
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019
G F
K C -T-
SEATING PLANE
R
X 45 _
M D
16 PL M
J
0.25 (0.010)
TB
S
A
S
http://onsemi.com
10
MC14051B, MC14052B, MC14053B
PACKAGE DIMENSIONS
TSSOP-16 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948F-01 ISSUE A
16X K REF
0.10 (0.004) 0.15 (0.006) T U
S
M
TU
S
V
S
K
16
2X
L/2
9
J1 B -U-
L
PIN 1 IDENT. 1 8
J
N 0.15 (0.006) T U
S
0.25 (0.010) M
A -V- N F DETAIL E
C 0.10 (0.004) -T- SEATING
PLANE
H D G
DETAIL E
http://onsemi.com
11
CE E CCC EE CCC ECC E
K1
SECTION N-N
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 --- 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.18 0.28 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 --- 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.007 0.011 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_
-W-
DIM A B C D F G H J J1 K K1 L M
MC14051B, MC14052B, MC14053B
PACKAGE DIMENSIONS
SOEIAJ-16 F SUFFIX PLASTIC EIAJ SOIC PACKAGE CASE 966-01 ISSUE O
16
9
LE Q1 E HE M_ L DETAIL P
1
8
Z D e A VIEW P
c
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018). DIM A A1 b c D E e HE L LE M Q1 Z MILLIMETERS MIN MAX --- 2.05 0.05 0.20 0.35 0.50 0.18 0.27 9.90 10.50 5.10 5.45 1.27 BSC 7.40 8.20 0.50 0.85 1.10 1.50 10 _ 0_ 0.70 0.90 --- 0.78 INCHES MIN MAX --- 0.081 0.002 0.008 0.014 0.020 0.007 0.011 0.390 0.413 0.201 0.215 0.050 BSC 0.291 0.323 0.020 0.033 0.043 0.059 10 _ 0_ 0.028 0.035 --- 0.031
b 0.13 (0.005)
M
A1 0.10 (0.004)
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.
http://onsemi.com
12
MC14051B/D

▲Up To Search▲

Price & Availability of MC14051

	To Download MC14051 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .